

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# LINK

02/23/2004

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
03		316008	ENGINEERING RELEASED	02/23/04	?

Module	Page	Contents	Sync
TOP	1	Table of Contents	N/A
	2	System Block Diagram	N/A
	3	Power Block Diagram	N/A
	4	Revision Notes	N/A
	5	Power & Signal Aliases	(Link)
	6	Functional Test Properties	N/A
	7	System Power Connectors	(Nimitz)
	8	Battery Charger	(Link)
	9	1.8V / 1.5V/ 1.2V Regulators	(Link)
	10	3.3V / 5V Regulators	(Link)
	11	2.5V / NB Vcore / PMU Regulators	(Link)
	12	Vesta Power / Misc	(Fizzy)
	13	System Management Unit (SMU)	(smu_real)
	14	Power Sequencing Connections	(Link)
	15	Thermal Sensor / Fans	(Link)
	16	Misc Internal Connectors	(Nimitz)
	17	Q51 Specific design/Connectors	N/A
	18	I2C Connections	(Gila)
	19	LMU Support	(Nimitz)
	20	U3Lite Core	(Gila)
	21	Shasta Core	(Fizzy)
	22	U3Lite Misc	Gila
	23	Shasta Misc	(Fizzy)
	24	Pulsar Core	Gila
	25	Pulsar Clocks	Gila
Processor Interface	26	U3Lite Processor Interface	U3Lite
	27	PPC970 Processor Interface	Gila
	28	PPC970 Pull-ups / Pull-downs	Gila
	29	PPC970 Core	Gila
	30	PPC970 Bypassing	Gila
	31	CPU VCore Regulator	(Link)
	32	CPU Temperature Monitoring	(Gila)
Main Memory	33	U3Lite Memory Interface	U3Lite
	34	Memory Series Termination	(Nimitz)
	35	SO-DIMM Connectors	(Nimitz)

Module	Page	Contents	Synopsis
Graphics	36	U3Lite AGP Interface	Gila
	37	M10-CSP64 AGP Interface	(Nimitz)
	38	GPU VCore Regulator	(Link)
	39	M10-CSP64 Core	(Nimitz)
	40	M10-CSP64 Misc Power	(Nimitz)
	41	TMDS Terminations	(Nimitz)
	42	Video Connectors	(Nimitz)
Hyper-Transport	43	U3Lite HyperTransport Interface	U3Lite
	44	Shasta HyperTransport Interface	Fizzy
PCI	45	South Bridge PCI Interface	(Fizzy)
	46	BootROM	Fizzy
	47	AirPort Extreme Connector	(Fizzy/Nimitz)
	48	USB2 Controller PCI Interface	Fizzy
	49	CardBus Controller & Connector	Fizzy
Disk	50	South Bridge Disk Interfaces	(Fizzy)
	51	Serial ATA to Parallel ATA Bridge	(Fizzy)
	52	UATA/PATA Connectors	(Fizzy)
Ethernet	53	South Bridge Ethernet	(Fizzy)
	54	Vesta Ethernet	(Fizzy)
	55	Ethernet Magnetics & Connector	(Fizzy/Nimitz)
FireWire	56	South Bridge Firewire	(Fizzy)
	57	Vesta FireWire	(Fizzy)
	58	FireWire Ports	(Fizzy/Nimitz)
USB	59	USB Interfaces	Fizzy
Modem	60	Modem Interface	(Fizzy)
Audio	61	Audio Interface	(Fizzy)
	62	End of Modules Placeholder	(Fizzy)
CRef	63	Signal Cross Reference (1 of 2)	N/A
	64	Signal Cross Reference (2 of 2)	N/A
	65	Component Cross Reference (1 of 2)	N/A
	66	Component Cross Reference (2 of 2)	N/A


# Module Components

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2835	1	IC,PPC970,1.8GHz,1.1V,80C,25W	576CBGA U2900	CRITICAL	
343S0284	1	IC,U3LITE,V1.1,300MM,PBGA	U3	CRITICAL	
343S0283	1	IC,ASIC,SHASTA,V1.1,484BALL,PBGA	U2300	CRITICAL	
338S0154	1	IC,ATI,M11-CSP64,NO HEATSPREADER	U4900	CRITICAL	M11CSP64
338S0158	1	IC,ATI,M11-CSP128,NO HEATSPREADER	U4900	CRITICAL	M11CSP128
343S0288	1	IC,ASIC,VESTA,V1.1	U8600	CRITICAL	
341S1340	1	BOOTROM,PROTO,Q51	U7500	CRITICAL	
341S1394	1	SMU,PROTO,Q51	U1300	CRITICAL	

## Alternates Components

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0282	343S0284		U3	U3L, V1.1, 200MM, PBGA


<div>DIMENSIONS ARE IN MILLIMETERS</div> <div>XX ± <div></div></div> <div>X.XX ± <div></div></div> <div>X.XXX ± <div></div></div> <div>ANGLES ± <div></div></div> <div>DO NOT SCALE DRAWING</div>		<div>METRIC</div> <table><tr><td>DRAFTER</td><td><div></div></td><td>DESIGN CK</td><td><div></div></td></tr><tr><td>ENG APPD</td><td><div></div></td><td>MFG APPD</td><td><div></div></td></tr><tr><td>QA APPD</td><td><div></div></td><td>DESIGNER</td><td><div></div></td></tr><tr><td>RELEASE</td><td><div></div></td><td colspan="2">SCALE NONE</td></tr></table> <table><tr><td colspan="2">MATERIAL/FINISH NOTED AS APPLICABLE</td><td>SIZE D</td></tr></table>		DRAFTER	<div></div>	DESIGN CK	<div></div>	ENG APPD	<div></div>	MFG APPD	<div></div>	QA APPD	<div></div>	DESIGNER	<div></div>	RELEASE	<div></div>	SCALE NONE		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	<div><div><div></div></div> Apple Computer Inc.</div> <div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div> <div>II. NOT TO REPRODUCE OR COPY IT</div> <div>III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div> <div>TITLE</div> <div>SCHEMATIC , LINK</div> <table><tr><td>DRAWING NUMBER</td><td>051-6532</td><td>REV.</td><td>03</td></tr><tr><td colspan="2"></td><td>SHT</td><td>1 OF 103</td></tr></table>		DRAWING NUMBER	051-6532	REV.	03			SHT	1 OF 103
DRAFTER	<div></div>	DESIGN CK	<div></div>																													
ENG APPD	<div></div>	MFG APPD	<div></div>																													
QA APPD	<div></div>	DESIGNER	<div></div>																													
RELEASE	<div></div>	SCALE NONE																														
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D																														
DRAWING NUMBER	051-6532	REV.	03																													
		SHT	1 OF 103																													



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	SHT	OF	
NONE	2	103	



# Revision Notes

```

1      1/14/04
2      moved Q3001-Q3004,D3001,D3002,R3044,R3046,R3048,R3070,R3050,R3052,R3054 from Page 27 to page 16 to allow sync with Gila
3      moved A218-ref R4802,R4803,C4818 circuit to Mil specific page (49)
4      changed R218 to pull-down on SYS_LED
5      sync with Gila ***

```

```

20/04 changed 10 mil MIN_LIN_WIDTH and MIN_NECK_WIDTH to BKFXD_PROT_EN_L
changed MIN_LIN_WIDTH of P5V1V_CNR_LED to 10 mils
21/04 changed MIN_LIN_WIDTH of P5V1V_USB_CONNECTOR to page 18 for syncing with Logic
22/04 moved J1600 (ST/USB connector) to page 18 for syncing with Logic
23/04 moved C860 (8.25V 500mA bus hold-up caps) to page 18 for syncing with Logic
24/04 moved Z1900 (2.25V 500mA SW 500mA screw holes) to page 18 for syncing with Logic
25/04 moved SP500-SP505 and SP9900 to [speaker wire clips] to page 18 for syncing with Logic
26/04 moved R5510 to page 18 for syncing with Logic
27/04 moved R5510 to page 18 for syncing with Logic
28/04 changed C2150 to 20k
29/04 added 10 mil MIN_LIN_WIDTH and MIN_NECK_WIDTH to KDBLED_ANODE and KDBLED_RETURN
30/04 changed C2150 to R2116 (3.32K 1/402) to divide ALS output to 2.5V
31/04 rmc with Logic ***
32/04
33/04 changed PCI from shasta to PCI S8 to allow desktops to insert series R's
34/04 changed R2150 to PCI S8 back to PCI reconnet
35/04 changed R2150 to 8.25 to reduce LED drive current to 20mA
36/04 changed C1502 to 100K
37/04 changed SMU_ADAPTER to SMU_ONEMIRE
38/04 added R1620 and R1621 to divide ALS output to 2.5V
39/04 added alias from TP SATCLK to SATCLK
40/04
41/04 changed PVPVORE_RUN_CPU connection to XW592 to PPLV5_RUN_FET
42/04
43/04
44/04 changed C720 to 0.22uF
45/04 changed R800 and R810 to 1/2W 1206 10mohm
46/04 removed O1098
47/04 changed C1115 and C1114
48/04 changed C1115 to 20k TRLEP5050CE (152S0152)
49/04 changed C1115 to 680pF
50/04 changed R1102 to 20K 1/402
51/04 added MIN_LIN_WIDTH and MIN_NECK_WIDTH properties to CPUVORE_CM_N and CPUVORE_CS_N
52/04 added MIN_LIN_WIDTH and MIN_NECK_WIDTH properties to ALS1_PHOTODIODE and ALS1_OP_IN
53/04
54/04 changed R5019 to 26.7K 1/4 to increase GPU Vcore current limit (rdar://3510721)
55/04 sync with Gila (Q45) to fix several power disconnects
56/04 changed R5019 to 26.7K 1/4 to increase GPU Vcore current limit (rdar://3510721)
57/04 sync with Logic (Q43) to get DVO constraints
58/04
59/04
60/04 changed R3671 to 100K 0.1% to adjust the Tdiode range
61/04 changed R3672 to 100K 0.1% to adjust the Tdiode range
62/04 changed R3672 to 40.2K 0.1% to adjust the Tdiode range
63/04 changed R3672 to 100K 0.1% to adjust the Tdiode range
64/04 changed R3676 to 100K 20% 6V to adjust the Tdiode range
65/04 changed R3676 to 100K 20% 6V to adjust the Tdiode range
66/04 changed R3676 to 100K 20% 6V to adjust the Tdiode range
67/04 mirrored R19020 and R19021 to fix layout
68/04
69/04
70/04 changed L970 to 152S0154 (10uH) to reduce size
71/04
72/04
73/04 removed 197S0703 as alternate for 197S0037 (25MHz Vesta crystal)
74/04 changed all references to SMU_MANUAL_RESET_L to SMU_RESET_L

```

```

21/19/04
48 removed DC current limit circuit (U870 and associated discretes)
49 added ROMPTION for 1.8V CPU Avdd (U0)
50 changed R4800 to 2.2 ohm 50k, C4811 to 1uF 402, and C4816 to 0.1uF 402 in U3Lite AGP Avdd filter.
51 changed R4810 to series R on SMC_PSE0_NWE1RWE output to 0 ohm
52 added 1k resistor to P3V3_AVDD to power SMC_PSE0_NWE1RWE to power SMC_NWE1RWE interface
22/23/04
53 changed C8160-C8160 (SATA AC coupling caps) to 0.01uF per Marvell recommendation
54 added NO_TEST properties to CPUVCORE_GNDSENSE and CPUVCORE_SENSE

```

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

---



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6532	REV. 03
SCALE NONE	SHT 4	OF 103



## Page Notes

Power aliases required by this page:  
N/A (Most aliases are on this page)

Signal aliases required by this page:  
N/A (Most aliases are on this page)

BOM options provided by this page:  
(NONE)

### AGP Signal Aliasing

GPU is D3cold

48 47 46 45 5 PCI RESET L MAKE\_BASE=TRUE GPU RESET L 37 41

### PCI Signal Aliasing

CardBus is D3cold

48 47 46 45 5 PCI RESET L MAKE\_BASE=TRUE PCI CBUS RESET L 49

6 PCI CLK33M AIRPORT MAKE\_BASE=TRUE PCI CLK P3 25

PCI CLK33M CBUS MAKE\_BASE=TRUE PCI CLK GP1 25

MAKE\_BASE=TRUE PCI CLK33M CBUS 49

PCI CLK33M USB2 MAKE\_BASE=TRUE PCI CLK GP0 25

MAKE\_BASE=TRUE PCI CLK33M USB2 48

SATA CLK25M MAKE\_BASE=TRUE PCI CLK P4 25

MAKE\_BASE=TRUE SATA CLK25M 51

45 25 PCI CLK33M SB EXT MAKE\_BASE=TRUE PCI CLK P1 25

### USB Signal Aliasing

USB "0": Left USB Port

59 6 USB2 N<0> USB2 LT N 17

59 6 USB2 P<0> USB2 LT P 17

59 6 USB2 PWREN<0> LTUSB PWREN 17

59 6 USB2 OC<0> LTUSB OVERCURRENT MAKE\_BASE=TRUE 17

USB "1": Right USB Port

59 6 USB2 N<1> USB2 RT N 17

59 6 USB2 P<1> USB2 RT P 17

59 6 USB2 PWREN<1> RTUSB PWREN 17

59 6 USB2 OC<1> RTUSB OVERCURRENT MAKE\_BASE=TRUE 17

USB "2": Bluetooth

59 6 USB2 N<2> USB BT N 17

59 6 USB2 P<2> USB BT P 17

59 6 USB2 PWREN<2> TP USB2 PWREN2 MAKE\_BASE=TRUE 17

59 6 USB2 OC<2> USB2 OC2 PU MAKE\_BASE=TRUE 17

USB "3": MicroDash Modem

59 6 USB2 N<3> USB MODEM N 60

59 6 USB2 P<3> USB MODEM P 60

59 6 USB2 PWREN<3> TP USB2 PWREN3 MAKE\_BASE=TRUE 60

59 6 USB2 OC<3> USB2 OC3 PU MAKE\_BASE=TRUE 60

USB "4": Trackpad/Keyboard

59 6 USB2 N<4> USB TPAD N 17

59 6 USB2 P<4> USB TPAD P 17

59 6 USB2 PWREN<4> TP USB2 PWREN4 MAKE\_BASE=TRUE 17

59 6 USB2 OC<4> USB2 OC4 PU MAKE\_BASE=TRUE 17

### SMU Signal Aliasing

13 SMU SLEEP SYS SLEEP 10 11 25

22 13 SMU WARM RESET L MAKE\_BASE=TRUE 22 23 45 48

### Test Point Aliasing

EXT LED L TP EXT LED L MAKE\_BASE=TRUE

13 FAN\_RPM2 TP FAN\_RPM2 MAKE\_BASE=TRUE

13 FAN\_TACH2 TP FAN\_TACH2 MAKE\_BASE=TRUE

13 FAN\_TACH3 TP FAN\_TACH3 MAKE\_BASE=TRUE

13 FAN\_TACH4 TP FAN\_TACH4 MAKE\_BASE=TRUE

13 FAN\_TACH5 TP FAN\_TACH5 MAKE\_BASE=TRUE

13 I2C\_SMU\_D\_SCL TP I2C\_SMU\_D\_SCL MAKE\_BASE=TRUE

22 NB\_PMR\_OBSV TP NB\_PMR\_OBSV MAKE\_BASE=TRUE

22 NB\_THM1 TP NB\_THM1 MAKE\_BASE=TRUE

22 NB\_THM0 TP NB\_THM0 MAKE\_BASE=TRUE


50 SATA\_RXD\_P2\_C TP SATA\_RXD\_P2 MAKE\_BASE=TRUE

50 SATA\_RXD\_N2\_C TP SATA\_RXD\_N2 MAKE\_BASE=TRUE

50 SATA\_TXD\_P2 TP SATA\_TXD\_P2 MAKE\_BASE=TRUE

50 SATA\_TXD\_N2 TP SATA\_TXD\_N2 MAKE\_BASE=TRUE


## PBUS PWR



## CPU/GPU Core PWR



## Graphic PWR



### More Test Point Aliasing

25 EI\_CPU1\_CLK\_N\_R TP EI\_CPU1\_CLK\_N MAKE\_BASE=TRUE

25 EI\_CPU1\_CLK\_P\_R TP EI\_CPU1\_CLK\_P MAKE\_BASE=TRUE

25 CPU1\_HTBEN\_R TP CPU1\_HTBEN\_R MAKE\_BASE=TRUE

25 EI\_CPU1\_SYNC\_R TP EI\_CPU1\_SYNC\_R MAKE\_BASE=TRUE

33 RAM\_CKE\_R<2> TP RAM\_CKE\_R<2> MAKE\_BASE=TRUE

33 RAM\_CKE\_R<3> TP RAM\_CKE\_R<3> MAKE\_BASE=TRUE

33 RAM\_CKE\_R<6> TP RAM\_CKE\_R<6> MAKE\_BASE=TRUE

33 RAM\_CKE\_R<7> TP RAM\_CKE\_R<7> MAKE\_BASE=TRUE

33 RAM\_CS\_L\_R<2> TP RAM\_CS\_L\_R<2> MAKE\_BASE=TRUE

33 RAM\_CS\_L\_R<3> TP RAM\_CS\_L\_R<3> MAKE\_BASE=TRUE


33 RAM\_CS\_L\_R<10> TP RAM\_CS\_L\_R<10> MAKE\_BASE=TRUE

33 RAM\_CS\_L\_R<11> TP RAM\_CS\_L\_R<11> MAKE\_BASE=TRUE

33 RAM\_MUXEN0 TP RAM\_MUXEN0 MAKE\_BASE=TRUE

33 RAM\_MUXEN4 TP RAM\_MUXEN4 MAKE\_BASE=TRUE

## \_PWRON PWR




ONLY ONE CAN BE CLOSED Between XW560/XW561!!!


ONLY ONE CAN BE CLOSED Between XW550/XW551!!!

XW552 Always close

## Chassis Grounds



## \_RUN PWR



ONLY ONE CAN BE CLOSED Between XW590/XW591!!!

## Power Connections

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT







































III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	5	103

## FUNCTIONAL TEST POINTS



## Functional Testpoints

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	6	103







Place U800 and U870 near R800



### Battery Charge Path

Battery charge FET is open when not charging



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART








APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6532	REV. 03
SCALE NONE	SHT 8	OF 103



1.8V/1.5V/1.2V MAIN SUPPLIES



1.8V/1.5V Supplies

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	9	103



NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# 2.5V/NBVCORE MAIN SUPPLIES



Bootstrap system from adapter or battery

PP4V6\_ALL Generation

PP3V3\_ALL LDO

2.5V/NBVCORE/PMU SUPPLIES

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	11 OF 103
	NONE		


## Page Notes

Power aliases required by this page:  
- \_PPBUS\_FW (system supply for bus power)  
- \_PPI2V\_RUN\_FW (backup PHY power)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
- VESTA1V2\_BURST / VESTA1V2\_PULSE  
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.


### Port Power Switch




Enables port power when machine is running or when asleep on AC.

### Ethernet LowPwr


Ethernet portion in low power mode whenever port power is disabled.  
(Repeater mode on portables)






### 3.3V Regulator



### 2.5V LDO




### 1.2V Regulator



To keep Vesta from being held in reset when system is off  
NOTE: Reset GPIO is active HIGH

### VESTA MISC

OMIT  
U8600  
BCMS462  
PBGA-200  
1 OF 3



Master: Link

### Vesta Core / Misc

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	
NONE	12 OF	103









Power Sequencing


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	14 OF 103
NONE			











BlueTooth / Left USB Flex Connector





PPBUS Hold-Up Caps





Speaker Clips


For EMI around ENET magnetic



CPU Heat Sink    Graphic Heat Sink    Right I/O area




USB Trackpad Connector



overtemp may need pull-up resistor

Backup Battery / Right USB Flex Connector



\_PPBUSB\_BBATT is both an input and an output for backup battery circuit. \_PPBUSA\_BBATT is an output only.

Q51 Specific connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	18	103



Ambient Light Sensor #1

SMU / System Reset Button



Sleep LED Circuit

Keyboard LED Driver




SMU ALS/LEDs

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	21	103



Power aliases required by this page:  
- \_PPVCORE\_PWRON\_NB

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Master: [Link](#)

U3Lite Core Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	OF
NONE		22	103



## Page Notes

Power aliases required by this page:

- \_PPPCI64\_PWRON\_SB (to 5V or 3.3V)
- \_PPPCI32\_PWRON\_SB (to 5V or 3.3V)
- \_PP3V3\_PWRON\_SB
- \_PP2V5\_PWRON\_SB
- \_PPVCORE\_PWRON\_SB (1.2V)


NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect \_PPPCI32\_PWRON\_SB to appropriate PCI bus voltage and \_PPPCI64\_PWRON\_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Power Sequencing:

Must power Shasta VCore rail before any other Shasta supplies.



Master: Link

### Shasta Core Power

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING\_  
TITLE=PISZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:04:08 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	23	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	10 MIL SPACING	
SMU_RESET	10 MIL SPACING	

www.laptop-schematics.com

MASTER: GILA

U3LITE MISC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	NONE	SHT	24 OF 103

	I2S1_BIDIR		I2S1_SYNC	6 16 23 61
	I2S2_TO_SB		I2S2_DEV_TO_SB_DTI	23 61
	I2S2_TO_DEV		I2S2_SB_TO_DEV_DTO	23
	I2S2_TO_DEV	10 MIL SPACING	I2S2_MCLK	23
	I2S2_BIDIR		I2S2_BITCLK	23 61
	I2S2_BIDIR		I2S2_SYNC	23 61
	SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALI	23
		15 MIL SPACING	SB_CLK18M_XTALO	23
		15 MIL SPACING	SB_CLK18M_XTALO_R	23
	SB_CLK25M_ATA	15 MIL SPACING	SB_CLK25M_ATA	23 25

```
Power aliases required by this page:
- _PP3V3_PCI
- _PP3V3_PWRON_SB
- _PP2V5_PWRON_SB
- _PP1V2_PWRON_SB
```

---

```
Signal aliases required by this page:
(NONE)
```

---


```
BOM options provided by this page:
- PCI_64BIT
  Configures Shasta for 64-bit PCI
  NOTE: XGC required for Shasta GPIOs
- MPIC_NB/MPIC_SB
  Selects whether NorthBridge or
  SouthBridge MPIC will be used for
  interrupt controller.
```

Diagram illustrating the NB-MPICH interface circuit. The circuit shows the connection between the North Bridge (NB) and the Memory Controller Hub (MCH) via the MPIC (Memory Controller Hub Interface Controller).



**Components and Connections:**

- North Bridge (NB):**
  - Input: `-> From NorthBridge` (Pin 22)
  - Output: `<- To CPU` (Pin 28)
  - Signal Lines: `NB_INT_L` (Pin 1), `NB_INT_R` (Pin 2)
  - Resistors: `R2579` (10K), `R2576` (10K), `R2577` (1/16W 402)
- MPIC (Memory Controller Hub Interface Controller):**
  - MPIC\_SB (Pin 1)
  - MPIC\_MB (Pin 2)
- Memory Controller Hub (MCH):**
  - Input: `From SouthBridge <-` (Pin 23)
  - Output: `To SouthBridge ->` (Pin 23)
  - Signal Lines: `NB_INT_L` (Pin 1), `NB_INT_R` (Pin 2)
  - Resistors: `R2578` (10K), `R2577` (1/16W 402)
  - Transistor: `Q2576` (2N3904)

The circuit is powered by `PP3V3_RUN` and `PP3V3` rails.




DRAWING  
TITLE=FIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:04:13 2004



## AUDIO GPIOs

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	25	103



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
359S0076	1	PULSAR, FBGA	U2600	

MASTER: GILA

PULSAR POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	NONE		SHT
	26		OF 103





	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
27 25	EI_CPU_CLK_P	EI_CPU_CLK	CLOCKS	EI_CPU_CLK	4100
27 25	EI_CPU_CLK_N	EI_CPU_CLK	CLOCKS	EI_CPU_CLK	4100
27 25	EI_CPU1_CLK_P	EI_CPU1_CLK	CLOCKS	EI_CPU1_CLK	4110
27 25	EI_CPU1_CLK_N	EI_CPU1_CLK	CLOCKS	EI_CPU1_CLK	4110
26 25	EI_NB_CLK_P	EI_NB_CLK	CLOCKS	EI_NB_CLK	4300
26 25	EI_NB_CLK_N	EI_NB_CLK	CLOCKS	EI_NB_CLK	4300
27 25	EI_CPU_SYNC	EI_SYNC	CLOCKS		4000
26 25	EI_NB_SYNC		CLOCKS		4000
26 25	EI_CPU1_SYNC	EI_CPU1_SYNC	CLOCKS		4110
25 22	VSP_NB_CLK_P	VSP_NB_CLK	CLOCKS	VSP_NB_CLK	4300
25 22	VSP_NB_CLK_N	VSP_NB_CLK	CLOCKS	VSP_NB_CLK	4300
36 25	AGP_CLK66M_NB	AGP_NB_CLK	CLOCKS		4100
37 25	AGP_CLK66M_GPU	AGP_GPU_CLK	CLOCKS		4100
43 25	HT_CLK66M_NB	HT_NB_CLK	CLOCKS		4100
44 25	HT_CLK66M_SB	HT_SB_CLK	CLOCKS		4100
45 25	PCI_CLK66M_SB_INT	CLOCKS_PCI	CLOCKS		4200
45 5	PCI_CLK33M_SB_EXT	CLOCKS_PCI	CLOCKS		4300
25	PLS_EXTCLK	PLS_XTAL	CLOCKS		4100

DIFFERENTIAL SIGNALS SHOULD HAVE 5 MIL SPACING TO EACH OTHER  
ALL SPACING GROUPS SHOULD HAVE 15 MIL SPACING TO SIGNALS NOT IN THEIR GROUP

EI\_NB\_SYNC IS PART OF EI\_CPU\_SYNC TOPOLOGY

SYM 1 OF 2	
OMIT	
U2600	
PULSAR	
FSBGA	
GPCLK33_0	L4 PCI_CLK_GP0_R CLOCKS
GPCLK33_1	K4 PCI_CLK_GP1_R CLOCKS
VCLKN	A2 VSP_NB_CLK_N_C CLOCKS
VCLKP	B3 VSP_NB_CLK_P_C CLOCKS
HCLKN_0	B10 EI_CPU_CLK_N_C CLOCKS
HCLKN_1	C8 EI_CPU1_CLK_N_R CLOCKS
HCLKN_2	C4 EI_NB_CLK_N_C CLOCKS
HCLKP_0	A10 EI_CPU_CLK_P_C CLOCKS
HCLKP_1	B8 EI_CPU1_CLK_P_R CLOCKS
HCLKP_2	B5 EI_NB_CLK_P_C CLOCKS
GPCLK25_0	J3 PLS_CLK_66M_0_R CLOCKS
GPCLK25_1	J1 PLS_CLK_66M_1_R CLOCKS
PCLK25_0	K2 HT_CLK66M_NB_R CLOCKS
PCLK25_1	L1 RAM_CLK66M_NB_R CLOCKS
PCLK33_0	K5 PCI_CLK66M_SB_INT_R CLOCKS
PCLK33_1	L6 PCI_CLK_P1_R CLOCKS
PCLK33_2	M7 AGP_CLK66M_GPU_R CLOCKS
PCLK33_3	L9 PCI_CLK_P3_R CLOCKS
PCLK33_4	M10 PCI_CLK_P4_R CLOCKS
HTBEN_0	K11 CPU_HTBEN_R CLOCKS
HTBEN_1	J12 CPU1_HTBEN_R CLOCKS
NBSYNC	F12 EI_NB_SYNC_R CLOCKS
HSYNC_0	J10 EI_CPU_SYNC_R CLOCKS
HSYNC_1	H11 EI_CPU1_SYNC_R CLOCKS
REFCLK_0	G2 SB_CLK25M_ATA_R CLOCKS
REFCLK_1	H1 SATA_CLK25M_R CLOCKS
SLEWING*	K9 SLEWING_L_R CLOCKS
ERROR*	M8 CLOCK_ERROR_L CLOCKS
PCLK12	L11 HT_CLK66M_SB_R CLOCKS
PCLK15	L10 AGP_CLK66M_NB_R CLOCKS

MASTER: GILA

PULSAR CLOCKS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	27 OF 103
NONE			







SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK \* PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3034	EI_3T01
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3018	EI_2T01

SYSCLK \* 12

SYSCLK \* 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3028	EI_2T01
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3012	EI_3T01
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3010,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3026,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3028	NOSTUFF
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF

PROC / 2

PROC / 3

PROC / 4

PROC / 6

PROC / 8

PROC / 12

PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3036	
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3020	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3032	CPU_PLL_LOW
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3016	CPU_PLL_HIGH
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3032	CPU_PLL_MEDIUM
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3016	NOSTUFF

RESERVED


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3022	AVPRESET OFF
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3038	AVPRESET ON

AVPRESET OFF

AVPRESET ON

\* STUFF THESE ON Q45.

### SYSTEM CONFIGURATION



MASTER: GILA

### CPU STRAPS

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER


D 051-6532 03

SCALE OF

NONE 30 103







MASTER: GILA

# PROC DECOUPLING


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	32 OF 103
NONE			





CPU Current Monitoring  
Place close to CPU Power Supply

CPU Thermal Diode Circuit  
Place close to CPU

CPU Voltage Monitoring

SMU Voltage Reference  
Place close to SMU

CPU Temp Monitoring

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	
	NONE	36 OF 103	



MASTER: GILA

U3LITE MEMORY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-6532

REV.


03

SCALE


NONE

SHT


37 OF 103











**Page Notes**



Power aliases required by this page:  
- \_PP2V5\_PWRON\_DIMM  
- \_PPSPD\_DIMM (2.5V - 3.3V)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Slot "A"  
Standard  
Factory Slot

Slot "B"  
Reversed  
Customer Slot



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE	SHT		OF
	40		103



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
37 36 _AGP_CBE<1..0>	AGP_AD_0		AGP_DATA		436
37 36 _AGP_CBE<3..2>	AGP_AD_1		AGP_DATA		438
37 36 _AGP_SB_STBF	AGP_SB_STBS		AGP_STROBE	AGP_SB_STB	439
37 36 _AGP_SB_STBS	AGP_SB_STBS		AGP_STROBE	AGP_SB_STB	439
37 36 _AGP_AD_STBF<0>	AGP_AD_STB_0		AGP_STROBE	AGP_AD_STB0	431
37 36 _AGP_AD_STBS<0>	AGP_AD_STB_0		AGP_STROBE	AGP_AD_STB0	432
37 36 _AGP_AD_STBF<1>	AGP_AD_STB_1		AGP_STROBE	AGP_AD_STB1	433
37 36 _AGP_AD_STBS<1>	AGP_AD_STB_1		AGP_STROBE	AGP_AD_STB1	434
37 36 _AGP_DBI_LO	AGP_AD_0		AGP_DATA		455
37 36 _AGP_DBI_HI	AGP_AD_STB_1		AGP_DATA		456
37 36 _AGP_AD<15..0>	AGP_AD_0		AGP_DATA		457
37 36 _AGP_AD<31..16>	AGP_AD_1		AGP_DATA		458
37 36 _AGP_SBA_L<7..0>	AGP_SBA		AGP_DATA		459

DBI\_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

LEVEL SHIFTER FOR U3LITE  
AGP\_BUSY AND STOP ARE NOT USED IN ALL DESIGNS



MASTER: GILA


## U3LITE AGP

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	
	NONE	48 <sup>OF</sup>	103

(PLACE THE OSCILLATOR AND R4981 AND RR4982  
CLOSE TO GPU PIN AJ29)



## NOTICE OF PROPRIETARY PROPERTY

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	OF
	NONE	49	103



When GPUVCORE\_CNTL\_L = 1, Vout = 1.0V  
 $V_{out} = 2V * (R_2 / (R_1 + R_2)) = 1.0V$   
When GPUVCORE\_CNTL\_L = 0, Vout = 1.2V  
 $V_{out} = 2V * (R_{eq} / (R_1 + R_{eq})) = 1.2V$   
 $R_{eq} = R_{3a} + R_{3b}$

Changed R5050 from 30.1K to 37.4K  
to get 1.2V at the high input

GPU VCore Regulator

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	50	103





## Page Notes

Power aliases required by this page:  
\_PP1V5\_GPU\_AGP, \_PP3V3\_GPU, PPVCORE\_GPU

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

### Net Spacing Type: LVDS

Line To Line: 15 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 10 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 250 mils

NOTE: Target differential impedance for LVDS data pairs is 100 ohms.

### M11 CORE PWR/LVDS/TMDS

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	51	103





M11 POWER		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	
NONE	52 OF	103

8

7

6

5

4

3

2

1

## Page Notes

Power aliases required by this page:  
(None)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## Net Spacing Type: TMSD

Line To Line: 15 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 10 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 250 mils

NOTE: Target differential impedance for  
TMSD data pairs is 100 ohms.

EXT TMSD  
L5720  
400-OHM-EMI

EXT TMSD  
L5730  
400-OHM-EMI

EXT TMSD  
C5726  
10uF  
20%  
6.3V  
CERM  
805

EXT TMSD  
L5739  
400-OHM-EMI

## ATI TMSD

## ATI TMSD

## INTERNAL TMSD TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE  
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

## EXTERNAL TMSD TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE  
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

## SILICON IMAGE TMSD

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	
NONE	57 <sup>OF</sup>	103







ELECTRICAL_CONSTRAINT_SET				NET_SPACING_TYPE	DIFFERENTIAL_PAIR
44 43	HT NB TO SB CLK P	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CLK	44 43
44 43	HT NB TO SB CLK N	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CLK	44 43
44 43	HT NB TO SB CTL P	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CTL	44 43
44 43	HT NB TO SB CTL N	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CTL	44 43
44 43	HT NB TO SB CAD P<0>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD0	44 43
44 43	HT NB TO SB CAD N<0>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD0	44 43
44 43	HT NB TO SB CAD P<1>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD1	44 43
44 43	HT NB TO SB CAD N<1>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD1	44 43
44 43	HT NB TO SB CAD P<2>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD2	44 43
44 43	HT NB TO SB CAD N<2>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD2	44 43
44 43	HT NB TO SB CAD P<3>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD3	44 43
44 43	HT NB TO SB CAD N<3>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD3	44 43
44 43	HT NB TO SB CAD P<4>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD4	44 43
44 43	HT NB TO SB CAD N<4>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD4	44 43
44 43	HT NB TO SB CAD P<5>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD5	44 43
44 43	HT NB TO SB CAD N<5>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD5	44 43
44 43	HT NB TO SB CAD P<6>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD6	44 43
44 43	HT NB TO SB CAD N<6>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD6	44 43
44 43	HT NB TO SB CAD P<7>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD7	44 43
44 43	HT NB TO SB CAD N<7>	HT NB_TO_SB	HT NB_TO_SB	HT NB_TO_SB_CAD7	44 43
44 43	HT SB TO NB CLK P	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CLK	44 43
44 43	HT SB TO NB CLK N	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CLK	44 43
44 43	HT SB TO NB CTL P	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CTL	44 43
44 43	HT SB TO NB CTL N	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CTL	44 43
44 43	HT SB TO NB CAD P<0>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD0	44 43
44 43	HT SB TO NB CAD N<0>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD0	44 43
44 43	HT SB TO NB CAD P<1>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD1	44 43
44 43	HT SB TO NB CAD N<1>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD1	44 43
44 43	HT SB TO NB CAD P<2>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD2	44 43
44 43	HT SB TO NB CAD N<2>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD2	44 43
44 43	HT SB TO NB CAD P<3>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD3	44 43
44 43	HT SB TO NB CAD N<3>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD3	44 43
44 43	HT SB TO NB CAD P<4>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD4	44 43
44 43	HT SB TO NB CAD N<4>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD4	44 43
44 43	HT SB TO NB CAD P<5>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD5	44 43
44 43	HT SB TO NB CAD N<5>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD5	44 43
44 43	HT SB TO NB CAD P<6>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD6	44 43
44 43	HT SB TO NB CAD N<6>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD6	44 43
44 43	HT SB TO NB CAD P<7>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD7	44 43
44 43	HT SB TO NB CAD N<7>	HT SB_TO_NB	HT SB_TO_NB	HT SB_TO_NB_CAD7	44 43
44 43	HT PWROK	HT_PWROK	HT_2V5		44 43
44 43	HT RESET L	HT_CTL	HT_2V5		44 43
44 43	HT LDTSTOP L	HT_CTL	HT_2V5		44 43
44 43	HT LDTREQ L	HT_CTL	HT_2V5		44 43

HT\_1V2  
5 MIL SPACING FOR DIFF PAIR  
10 MIL SPACING TO ANYTHING ELSE

HT\_2V5  
4 MIL SPACING IN GROUP  
8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE DOES NOT NEED TO BE SPECIFIED  
MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

MASTER: GILA

# U3LITE HT

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6532 REV. 03

SCALE NONE SHT 60 OF 103

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
D	15 MIL SPACING	

HT\_CLK66M\_SB\_C 44

## Page Notes

Power aliases required by this page:


- \_PP2V5\_PWRON\_HT
- \_PPIV2\_PWRON\_HT

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- SB\_HT\_200M
- Stuffs resistor to select 200MHz HT I/F.



Master: Fizzy

## Shasta HyperTransport

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING\_  
TITLE=FIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:06:27 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	62	103



The image shows a detailed PCB layout for the SHASTA U2300 processor. The layout includes various components, connectors, and signal traces. A large red 'Pre-Release' watermark is overlaid on the image.

**Components and Connectors:**


- U2300 SHASTA:** The central processor, with pins labeled V1, BGA, and (4 OF 8).
- Capacitors:** C7400, C7401, C7402, C7403, C7404, C7405, C7406, C7407, C7408, C7409, C7420, C7421, C7422, C7423, C7450.
- Connectors:** PP3V3\_SB\_PCI, PP2V5\_PWRON\_SB.
- Other components:** NO STUFF, C7410, C7411, C7412, C7413, C7414, C7415, C7416, C7417, C7418, C7419, C7424, C7425, C7426, C7427, C7428, C7429, C7430, C7431, C7432, C7433, C7434, C7435, C7436, C7437, C7438, C7439, C7440, C7441, C7442, C7443, C7444, C7445, C7446, C7447, C7448, C7449, C7450.

**Signal Traces:**

- PCI:** PCI1REQ\_0\_L, PCI1REQ\_1\_L, PCI1REQ\_2\_L, PCI1GNT\_0\_L, PCI1GNT\_1\_L, PCI1GNT\_2\_L.
- PCI1REQ:** PCI1REQ\_0\_L, PCI1REQ\_1\_L, PCI1REQ\_2\_L.
- PCI1GNT:** PCI1GNT\_0\_L, PCI1GNT\_1\_L, PCI1GNT\_2\_L.

**Other Labels:**

- PCI CLK66M\_SB INT AB9
- PCI CLK66M\_SB EXT U19
- Slot A - AD17
- Slot G - AD27
- Slot D - AD20
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1GNT\_0\_H
- PCI1GNT\_1\_H
- PCI1GNT\_2\_H
- PCI1REQ\_0\_L
- PCI1REQ\_1\_L
- PCI1REQ\_2\_L
- PCI1GNT\_0\_L
- PCI1GNT\_1\_L
- PCI1GNT\_2\_L
- PCI1REQ\_0\_H
- PCI1REQ\_1\_H
- PCI1REQ\_2\_H
- PCI1



Page Notes

Power aliases required by this page:  
- \_PP3V3\_PCI

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

NOTE: This page does not specify a BootROM  
part number. Must use a TABLE\_x\_ITEM  
symbol to declare U7500 part number.

Master: Fizzy

BootROM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6532	REV. 03
	SCALE NONE	SHT 75	OF 103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	

PCI\_CLK33M\_AIRPORT 5 47

## Page Notes

Power aliases required by this page:

- \_PP3V3\_PCI

Signal aliases required by this page:

- \_PCI\_CLK33M\_AIRPORT (33MHz PCI clock)

BOM options provided by this page:

(NONE)

PCI Devices implemented on this page:

AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

## AirPort Extreme

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	
NONE	76 <sup>OF</sup>	103

\_DRAWING  
TITLE=PISZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:06:53 2004



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_USB2	CLOCKS	

Page Notes

Power aliases required by this page:  
- \_PPVIO\_PCI (to 3.3V or 5V)

Signal aliases required by this page:  
- \_PCI\_CLK33M\_USB2 (33MHz PCI clock)

BOM options provided by this page:  
(NONE)

PCI Devices implemented on this page:  
AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.

Master: Fizzy

USB 2.0 PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	OF
NONE		77	103







ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
SATA_RXD1	SATA	SATA_RXD1_C	SATA_RXD_P1_C
SATA_RXD1	SATA	SATA_RXD1_C	SATA_RXD_N1_C
SATA_TXD1	SATA	SATA_TXD1	SATA_TXD_P1
SATA_TXD1	SATA	SATA_TXD1	SATA_TXD_N1
SATA_RXD2	SATA	SATA_RXD2_C	SATA_RXD_P2_C
SATA_RXD2	SATA	SATA_RXD2_C	SATA_RXD_N2_C
SATA_TXD2	SATA	SATA_TXD2	SATA_TXD_P2
SATA_TXD2	SATA	SATA_TXD2	SATA_TXD_N2
UATA_DD		UATA_DD<15..8>	
UATA_DD7		UATA_DD<7>	
UATA_DD		UATA_DD<6..0>	
UATA_HOST		UATA_DA<2..0>	
UATA_HOST		UATA_CS0_L	
UATA_HOST		UATA_CS1_L	
UATA_HOST		UATA_HSTROBE	
UATA_HOST_R		UATA_STOP	
UATA_HOST_R		UATA_DMACK_L	
UATA_HOST_R		UATA_RESET_L	
UATA_DEV_R_C		UATA_DSTROBE	
UATA_DEV_R		UATA_DMARQ	
UATA_DEV_R		UATA_INTRO	

Page Notes

Power aliases required by this page:  
- \_PPIV2\_PWRON\_DISK


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)


Net Spacing Type: SATA

Line To Line: 15 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 10 mils outer  
Primary Max Sep: 9 mils inner  
Secondary Max Sep: 100 mils  
Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



UATA Termination



Master: Link

Shasta Disk

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



## Page Notes

Power aliases required by this page:


- \_PP5V\_PATA
- \_PP5V\_UATA
- \_PP3V3\_PATA
- \_PP3V3\_UATA

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)

NOTE: ATA constraints are expected to be defined on another page (ATA host) and apply to this page via XNets.

### UATA (SouthBridge) Connector



### PATA (SATA Bridge) Connector



### IDE Connectors

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING\_  
TITLE=PIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:07:36 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	83	103



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET_RX_CLK	ENET	15 MIL SPACING	
ENET_RX_CLK	ENET	15 MIL SPACING	
ENET_GBE_REF	ENET	15 MIL SPACING	
ENET_TX_CLK	ENET	15 MIL SPACING	
	ENET	15 MIL SPACING	
ENET_RX	ENET		
ENET_RX_CTL	ENET		
ENET_RX_CTL	ENET		
ENET_TX	ENET		
ENET_TX_CTL	ENET		
ENET_TX_CTL	ENET		
ENET_RX_CTL	ENET		
ENET_RX_CTL	ENET		
ENET_MDC	ENET		
ENET_MDIO	ENET		

Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Master: Link

Shasta Ethernet

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
SCALE		SHT	
NONE		84	103





ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	15 MIL SPACING	
	15 MIL SPACING	
	15 MIL SPACING	
ENET_MDI	ENET	ENET_MDI0
ENET_MDI	ENET	ENET_MDI0
ENET_MDI	ENET	ENET_MDI1
ENET_MDI	ENET	ENET_MDI1
ENET_MDI	ENET	ENET_MDI2
ENET_MDI	ENET	ENET_MDI2
ENET_MDI	ENET	ENET_MDI3
ENET_MDI	ENET	ENET_MDI3
VESTA_CLK25M_XTAL	15 MIL SPACING	VESTA_CLK25M_XTALI
	15 MIL SPACING	VESTA_CLK25M_XTALO
	15 MIL SPACING	VESTA_CLK25M_XTALO_R

## Page Notes

Power aliases required by this page:

- \_PP3V3\_ENET
- \_PP2V5\_ENETFW
- \_P1V2\_ENETFW

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

### Net Spacing Type: ENET

Line To Line: 15 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 5 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

### Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)
RGMIIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)
SPD0 - Speed Select See table below (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0 Force 10BASE-T	
0 0 1 Force 100BASE-TX	
0 1 X Force 1000BASE-T (test use only)	
1 0 0 Auto-negotiate advertise 10BASE-T	
1 0 1 Auto-negotiate advertise 10/100BASE-TX	
1 1 0 Auto-negotiate advertise 10/100/1000BASE-T	
1 1 1 Auto-negotiate advertise 1000BASE-T	

\_DRAWING  
TITLE=P15ZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:07:51 2004

Master: Link

Vesta Ethernet PHY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	86 OF 103
NONE		



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
PROVIDED	ENET	ENET_RJ45_0	ENET RJ45 P<0>
	ENET	ENET_RJ45_0	ENET RJ45 N<0>
	ENET	ENET_RJ45_1	ENET RJ45 P<1>
BY	ENET	ENET_RJ45_1	ENET RJ45 N<1>
	ENET	ENET_RJ45_2	ENET RJ45 P<2>
	ENET	ENET_RJ45_2	ENET RJ45 N<2>
ETHERNET	ENET	ENET_RJ45_3	ENET RJ45 P<3>
	ENET	ENET_RJ45_3	ENET RJ45 N<3>
	ENET	ENET_RJ45_3	ENET RJ45 N<3>
PHY	ENET	ENET_RJ45_3	ENET RJ45 N<3>

## Page Notes

Power aliases required by this page:

- \_PP2V5\_ENET
- \_GND\_CHASSIS\_ENET

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

## Ethernet Connector

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	
NONE	87 <sup>OF</sup>	103

\_DRAWING\_  
TITLE=PIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:07:58 2004



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	FW		FW_DATA<7..0>
FW	FW		FW_CTL<1..0>
FW_LPS	FW		FW_LPS
FW_LREQ	FW		FW_LREQ
FW_PINT	FW		FW_PINT
FW_LCLK	FW	15_MIL_SPACING	FW_CLK98M_LCLK
FW_PCLK	FW	15_MIL_SPACING	FW_CLK98M_PCLK
		15_MIL_SPACING	FW_CLK98M_LCLK_R

Page Notes

Power aliases required by this page:  
- \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Master: Link

Shasta FireWire

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6532	REV.	03
SCALE	NONE	SHT	88	OF	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)	15 MIL SPACING	FW_CLK98M_PCLK_R
FW_TPA1	FW	FW_TPA0
FW_TPA1	FW	FW_TPA0
FW_TPB1	FW	FW_TPB0
FW_TPB1	FW	FW_TPB0
FW_TPA2	FW	FW_TPA1
FW_TPA2	FW	FW_TPA1
FW_TPB2	FW	FW_TPB1
FW_TPB2	FW	FW_TPB1
FW_TPA3	FW	FW_TPA2
FW_TPA3	FW	FW_TPA2
FW_TPB3	FW	FW_TPB2
FW_TPB3	FW	FW_TPB2
VESTA_CLK24M_XTALI	15 MIL SPACING	VESTA_CLK24M_XTALI
	15 MIL SPACING	VESTA_CLK24M_XTALO
	15 MIL SPACING	VESTA_CLK24M_XTALO_R

## Page Notes

- Power aliases required by this page:
- \_PPFW\_PHY
  - \_PP3V3\_FW
  - \_PP3V3\_ENETFW
  - \_PP2V5\_ENETFW
  - \_PP1V2\_ENETFW
- Signal aliases required by this page:
- (NONE)
- BOM options provided by this page:
- VESTA\_DS\_ONLY\_EN0
  - If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
  - VESTA\_PWR\_CLASS\_0
  - If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

### Net Spacing Type: FW

Line To Line: 15 mils  
Length Tolerance: 100 mils  
Primary Max Sep: 7.5 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:

PWR\_CLASS - FireWire Power Class

1 - Sets Power Class to 0x4

0 - Sets Power Class to 0x0 (Internal Pull-up)

DS\_ONLY\_EN0 - Port 0 Data/Strobe

1 - Port 0 Data/Strobe mode only

0 - Port 0 Bilingual mode (Internal Pull-down)

\_DRAWING  
TITLE=PIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:08:14 2004

Master: Link

Vesta FireWire PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-6532

REV.

03

SCALE

NONE

SHT

89

OF

103

APPLE COMPUTER INC.



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PROVIDED	FW	FW_PORT1_TPA_P_FL
BY	FW	FW_PORT1_TPB_P_FL
PHY	FW	FW_PORT2_TPA_P_FL
PAGE	FW	FW_PORT2_TPB_P_FL

## Page Notes

Power aliases required by this page:

- \_PPFW\_PORT1
- \_PPFW\_PORT2
- \_PPFW\_PORT3
- \_PP3V3\_FW
- \_GND\_CHASSIS\_FW\_PORT1
- \_GND\_CHASSIS\_FW\_PORT2
- \_GND\_CHASSIS\_FW\_PORT3

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

## Termination


Place close to FireWire PHY




3rd TPA/TPB pair unused  
(Is this correct for Vesta?)




## ESD Rail



## "Snapback" & "Late VG" Protection




## Cable Power



## PORT 1 BILINGUAL

CRITICAL  
J9010  
1394B-Q41  
F-RT-SM




AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)


BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

## Cable Power



## PORT 2 1394A

CRITICAL  
J9020  
1394A  
F-RT-TH



## FireWire Ports

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	90	103

\_DRAWING\_

TITLE=PIZZY

ABBREV=DRAWING

LAST\_MODIFIED=Mon Feb 23 19:08:30 2004



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
USB2_0	USB2	USB2	USB2_P<0>
USB2_0	USB2	USB2	USB2_N<0>
USB2_1	USB2	USB2	USB2_P<1>
USB2_1	USB2	USB2	USB2_N<1>
USB2_2	USB2	USB2	USB2_P<2>
USB2_2	USB2	USB2	USB2_N<2>
USB2_3	USB2	USB2	USB2_P<3>
USB2_3	USB2	USB2	USB2_N<3>
USB2_4	USB2	USB2	USB2_P<4>
USB2_4	USB2	USB2	USB2_N<4>
USB2_NEC_XTAL		15 MIL SPACING	NEC_CLK30M_XT1
		15 MIL SPACING	NEC_CLK30M_XT2
		15 MIL SPACING	NEC_CLK30M_XT2_R

Page Notes

Power aliases required by this page:  
- \_PP3V3\_PWRON\_USB

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Net Spacing Type: USB2

Line To Line: 19.5 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 7.5 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300	SHASTA
V1.0	BGA
(8 OF 8)	OMIT
NC0	P7 TP_SB_NC_P7
NC1	P8 TP_SB_NC_P8
NC2	R3 TP_SB_NC_R3
NC3	R4 TP_SB_NC_R4
NC4	R5 TP_SB_NC_R5
NC5	R6 TP_SB_NC_R6
NC6	R7 TP_SB_NC_R7
NC7	R8 TP_SB_NC_R8
NC8	T1 TP_SB_NC_T1
NC9	T2 TP_SB_NC_T2
NC10	T3 TP_SB_NC_T3
NC11	T4 TP_SB_NC_T4
NC12	T5 TP_SB_NC_T5
NC13	T6 TP_SB_NC_T6
NC14	T7 TP_SB_NC_T7
NC15	T8 TP_SB_NC_T8
NC16	U1 TP_SB_NC_U1
NC17	U2 TP_SB_NC_U2
NC18	U3 TP_SB_NC_U3
NC19	U4 TP_SB_NC_U4
NC20	U5 TP_SB_NC_U5
NC21	U6 TP_SB_NC_U6
NC22	V1 TP_SB_NC_V1
NC23	V2 TP_SB_NC_V2
NC24	V3 TP_SB_NC_V3
NC25	V4 TP_SB_NC_V4
NC26	W1 TP_SB_NC_W1
NC27	W3 TP_SB_NC_W3
NC28	Y1 TP_SB_NC_Y1
NC29	Y3 TP_SB_NC_Y3

Master: Fizzy

USB Host Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	91 OF 103
NONE		

```
Power aliases required by this page:
- _PP3V3_PWRON_MODEM
Spec Load: 0.5 A active, 3 mA auxiliary
```


---

```
Signal aliases required by this page:
(NONE)
```

---

```
BOM options provided by this page:
(NONE)
```

Supports both The Last Dash and Q52 Modems




## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	94	103



## Page Notes

Power aliases required by this page:

- \_PP5V\_PWRON\_AUDIO
- \_PP3V3\_PWRON\_AUDIO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NOTE: It is considered the responsibility of the audio section to provide the appropriate pull-ups and pull-downs for ALL audio GPIOs.

### EMI Filtering

### Sound Board Connector

### Audio GPIO Pull-ups & Pull-downs

### Audio Interface

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING\_  
TITLE=LINK  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:08:54 2004



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6532	03
SCALE	SHT	OF
NONE	95	103



No series termination on PCI signals

45	PCI SB AD<0>	ALTAN	PCI AD<0>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<1>	ALTAN	PCI AD<1>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<2>	ALTAN	PCI AD<2>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<3>	ALTAN	PCI AD<3>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<4>	ALTAN	PCI AD<4>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<5>	ALTAN	PCI AD<5>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<6>	ALTAN	PCI AD<6>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<7>	ALTAN	PCI AD<7>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<8>	ALTAN	PCI AD<8>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<9>	ALTAN	PCI AD<9>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<10>	ALTAN	PCI AD<10>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<11>	ALTAN	PCI AD<11>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<12>	ALTAN	PCI AD<12>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<13>	ALTAN	PCI AD<13>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<14>	ALTAN	PCI AD<14>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<15>	ALTAN	PCI AD<15>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<16>	ALTAN	PCI AD<16>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<17>	ALTAN	PCI AD<17>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<18>	ALTAN	PCI AD<18>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<19>	ALTAN	PCI AD<19>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<20>	ALTAN	PCI AD<20>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<21>	ALTAN	PCI AD<21>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB AD<22>	ALTAN	PCI AD<22>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB AD<23>	ALTAN	PCI AD<23>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB AD<24>	ALTAN	PCI AD<24>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<25>	ALTAN	PCI AD<25>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<26>	ALTAN	PCI AD<26>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<27>	ALTAN	PCI AD<27>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<28>	ALTAN	PCI AD<28>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<29>	ALTAN	PCI AD<29>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<30>	ALTAN	PCI AD<30>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB AD<31>	ALTAN	PCI AD<31>	MAKE_BASE=TRUE	6 45 46 47 48 49
45	PCI SB CBE L<0>	ALTAN	PCI CBE L<0>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB CBE L<1>	ALTAN	PCI CBE L<1>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB CBE L<2>	ALTAN	PCI CBE L<2>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB CBE L<3>	ALTAN	PCI CBE L<3>	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB DEVSSEL L	==	PCI DEVSSEL L	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB FRAME L	==	PCI FRAME L	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB IRDY L	==	PCI IRDY L	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB TRDY L	==	PCI TRDY L	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB STOP L	==	PCI STOP L	MAKE_BASE=TRUE	6 45 47 48 49
45	PCI SB PAR	==	PCI PAR	MAKE_BASE=TRUE	6 45 47 48 49

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
□	EI_CPU_TO_NB_CLK		EI_CPU_TO_NB_CLK_P	26 27
□	EI_CPU_TO_NB_CLK		EI_CPU_TO_NB_CLK_N	26 27
□	EI_NB_TO_CPU_CLK		EI_NB_TO_CPU_CLK_P	26 27
□	EI_NB_TO_CPU_CLK		EI_NB_TO_CPU_CLK_N	26 27
□	EI_CPU_NB_DATA		EI_CPU_TO_NB_AD<43..0>	26 27
□	EI_NB_CPU_DATA		EI_NB_TO_CPU_AD<43..0>	26 27
□	EI_CPU_TO_NB_CAD		EI_CPU_TO_NB_SR_P<0>	26 27
□	EI_CPU_TO_NB_CAD		EI_CPU_TO_NB_SR_N<0>	26 27
□	EI_CPU_TO_NB_CAD		EI_CPU_TO_NB_SR_P<1>	26 27
□	EI_CPU_TO_NB_CAD		EI_CPU_TO_NB_SR_N<1>	26 27
□	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_P<0>	26 27
□	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_N<0>	26 27
□	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_P<1>	26 27
□	EI_NB_TO_CPU_CAD		EI_NB_TO_CPU_SR_N<1>	26 27

```

45  PCI SB CBE L<0> == ALIAS == PCI CBE L<0> == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB CBE L<1> == ALIAS == PCI CBE L<1> == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB CBE L<2> == ALIAS == PCI CBE L<2> == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB CBE L<3> == ALIAS == PCI CBE L<3> == MAKE BASE=TRUE 6 45 47 48 49

45  PCI SB DEVSEL L == PCI DEVSEL L == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB FRAME L == PCI FRAME L == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB IRDY L == PCI IRDY L == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB TRDY L == PCI TRDY L == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB STOP L == PCI STOP L == MAKE BASE=TRUE 6 45 47 48 49
45  PCI SB PAR == PCI PAR == MAKE BASE=TRUE 6 45 47 48 49

```


## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6532	03
	SCALE	SHT	OF
	NONE	99	103

[illegible]



[illegible]





--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--